


# Mixed-Signal IC

## Creating a Mixed-Signal World



# Antrim's Synthesis Methodology





FIG. 10

# Major Components of Antrim-MSS


## Synthesis Library



- Simulation models in Verilog-A/MS
  - represent library functions, parameterized to user's performance specifications
- Characteristic functions of design parameters
  - model circuit performance behavior during optimization
- Test harnesses and characterization plans
  - developed with Antrim-ACT
- Netlists of mixed-signal functions
  - working circuits, parameterized for sizing to achieve user's performance specifications
- Process technology files - models and design rules
- Synthesizable layout cells

# Major Components of Antrim-MSS


## Synthesis Toolset



- Antrim-MSS Command Interpreter
  - extensions to Perl scripting language for synthesis plan execution
- Optimizers
  - toolkit of algorithms for sizing of design parameters
- Antrim-AMS
  - for simulation of characteristic functions, behavioral models and sized netlists
- Antrim-ACT
  - for development of characteristic functions, analytical models, test harnesses, circuit characterization
- Parasitic calculators
  - layout parasitic estimation from process rules and sized netlists
- Layout generators

# Major Components of Antrim-MSS

## Synthesis Plans



- Blueprints for the successful synthesis of mixed-signal IP
- Developed by expert mixed-signal IC designers using MSS and ACT plan development tools
- Programmed series of steps for circuit partitioning, model selection, sizing and optimization
- Specifications of design parameters to be used as optimization variables
- Specifications of performance characteristics to be used as optimization goals
- Steps for process retargeting
- Antrim-ACT characterization plan
  - Experiments
  - Test harnesses
  - Stimuli and other controls

# *Plan Author*

## *Design Flow*


- Design Partitioning
- Characterization
- Model Development
  - circuit
  - behavioral
  - analytic
- Setup Performance Parameters
  - measurements
  - tests harnesses
- Set Design Parameters
- Define Optimization Steps

# *Plan User Design Flow*

- Select Function
- Specify Process
- Performance Specification
- Execute Plan
- Verification of Results

FIG. 1G


# Antrim-MSS Architecture






# Development of a Synthesizable VCO

- Circuit features:
  - Three cells: bias generator, differential delay cell, level restore
  - Eight delay stages for 100 MHz - 200 MHz operation
- Performance parameters:
  - power
  - center frequency
- Optimization plan:
  - size delay cell and bias circuit to achieve user's specifications



## *Cost Function*

- User-specified performance specs are formulated into a single cost function
- Optimization seeks a zero cost solution



# Cost Function




FIG 4B

# Cost Function




FIG. 4C

# Cost Function




FIG. 4D

# Example: Synthesis Plan for a VCO


## Step One

- Size bias transistor for power specification
- 1st step - budget power according to user specification

$$P_{\text{tot}} = P_{\text{bias}} + 8 \cdot P_{\text{delay}}$$

- NMOS transistor must remain in triode region with  $V_{\text{ds}} = V_{\text{diode}}$


- Minimize  $W_{\text{bias}}$  &  $L_{\text{bias}}$  to meet spec



## Example: Synthesis Plan for a VCO

### Step Two


- Mirror NMOS transistors from bias cell
- Size delay cell transistors for frequency spec
- Use behavioral model of  $F_0$  vs.  $W_{\text{diff}}, L_{\text{diff}}$
- Minimize diff. pair for input load in ring oscillator
- Set  $L_{\text{diff}}$  to  $L_{\text{min}}$
- Optimize  $W_{\text{diff}}$



# Example: Synthesis Plan for a VCO

## Step One

- Size bias transistor for power specification
- Measure current with condition  $V_{ds} = V_{diode}$
- Minimize  $W_{bias}$  &  $L_{bias}$  to meet spec
- Analysis Setup:
  - simulate nbias\_ivdc.v
    - test harness for bias current sizing
  - analysis = bias.tst
    - measurement experiment for current





002090" 99668560






FIG. 8.

# Example: Synthesis Plan for a VCO


partitioning design 940





# Example: Synthesis Plan for a VCO


## Step Two





# Example: Synthesis Plan for a VCO

## Finish Steps



# *Synthesis Plan for a VCO*

## *Finish Steps*

- Size noncritical MOSFETs in current sources
  - doesn't require optimization
- Synthesize level translator
- Verify complete design
- Could add other performance specifications
  - gain
  - $F_{\min}$
  - $F_{\max}$

FIG 13